һ���忨����
����XC7VX690T��16·���w �pFMC�C��Ӌ(j��)��ƽ�_(t��i)����FPGA XC7VX690T-2FFG1761I��XC7Z020��̎��оƬ��XC7VX690T�ṩ�ɂ�(g��)��(bi��o)��(zh��n)FMC�B�������ṩ8��(g��)SFP+��2��(g��)QSFP ���w�B�ӣ��ṩ1��(g��)PCIeX4���|�B�ӣ��忨�m���ھW(w��ng)�j(lu��)оƬ�(y��n)�C����(sh��)����̖(h��o)̎�����W(w��ng)�j(lu��)����Ӌ(j��)��ȑ�(y��ng)�á��O(sh��)��֧�ֹ��I(y��)��(j��)Ʒ�|(zh��)���ṩɢ��弰�C(j��)���⚤֧�֡�
�忨Ô����D������ʾ��
�����忨��Ҫ����
| �忨���� |
|
����(sh��)��(n��i)��
|
|
�忨��(bi��o)��(zh��n)
|
|
�Զ��x�Y(ji��)��(g��u)
|
|
��̎����
|
|
XC7V690T-2FFG1761I
|
|
��̎����
|
|
XC7Z020-2CLG400I
|
|
XC7V690T���O(sh��)
|
FMCҎ(gu��)��
|
FMC ANSI/VITA 57.1 �C 2008 ��ASP-134486-01
HPC��LA��HA��HBȫ���ӿں�DP0~DP7 8·���ٽӿ�
|
|
���d����
|
�ɽMDDR3 ÿ�M����2GB��64bit @800MHz
|
|
���dFlash
|
BPI Flash 128Mbyte, PC28F00AG18FE
|
|
���ٽӿ�1
|
8·SFP+ @10Gbps��֧���f����̫�W(w��ng)�f(xi��)�h
|
|
���ٽӿ�2
|
2·QSFP+ @4X10Gbps
|
|
���ٽӿ�3
|
1·PCIe 3.0X4
|
|
���ٽӿ�
|
1·ǧ����̫�W(w��ng)��16· IO 1.8V IO
|
|
XC7Z020���O(sh��)
|
���d����
|
1�MDDR3 ����1GB��32bit @800MHz
|
|
���dFlash
|
EMMC 8GByte
|
|
���ٽӿ�
|
1·ǧ���Լ��dFlash̫�W(w��ng)��2·RS232 ��32· [email protected]
|
|
оƬ��“(li��n)
|
IO
|
24bit IO��“(li��n)@1.8V��֧��ARM��(du��)V7�ļ��d
|
|
�忨�ߴ�
|
|
PCB�ߴ磺265.33*209.02
|
|
�忨����
|
|
488g�������Y(ji��)��(g��u)��
|
|
�忨���
|
|
+12V@10A
|
|
�忨����
|
|
80W
|
|
�����ض�
|
|
Industrial -20�浽+70��
|
�����ӿڜy(c��)ԇܛ��
|
�忨����
|
����(sh��)��(n��i)��
|
|
��̎����
|
XC7V690T-2FFG1761I
|
|
ܛ���汾
|
Vivado 2017.4
|
|
�����Z��
|
Verilog
|
|
�忨�ӿڜy(c��)ԇ����
|
DDR�y(c��)ԇ��SFP���w�y(c��)ԇ��QSFP���w�y(c��)ԇ��PCIe IOģʽ�y(c��)ԇ
ARM�y(c��)ԇ�����d�y(c��)ԇ, �pFPGA��“(li��n)�y(c��)ԇ�����d�y(c��)ԇ
|
|
�忨�ӿڑ�(y��ng)�ó���
|
PCIe V3.0 XDMA �y(c��)ԇFPGA����
Windows 7��Linux�(q��)��(d��ng)����
|
|
���dFMC�y(c��)ԇ����
|
����(j��)�ӿ���̖(h��o)�ṩ��(du��)��(y��ng)�Ĝy(c��)ԇ�ӿڳ���
|
������(y��ng)���I(l��ng)��
��(sh��)����̖(h��o)̎�����W(w��ng)�j(lu��)����Ӌ(j��)�㡢�W(w��ng)�j(lu��)оƬ�(y��n)�C | 
